Latest BIST problem with BS BIST 
Author Message
 Latest BIST problem with BS BIST


My simulation which is running in
I am running the following to start this:
vsim envjtag_conf &
ASPEN>> ex setup.jtag
ASPEN>> ex runbsbist.cmd
ASPEN>> T1 free 260000

For SC's simulation (Normal STCL command BIST) is in directory
SC says you should know how to run this one. Call him if not!!

The chains in question are TSI_CHAIN_IN(6) into the BISTCTL3 block ( Look at
comment ,by the way, it says this is a lw falling edge chain. This is NOT TRUE,
tell me???? )
The other chain is TSI_CHAIN_IN(5) into BISTCTL3 which is connected to PFPGAO.

Any questions, call myself or SC


 Robert Pflaum                                             Lucent Technologies
 OLTSI - Optical Link and TSI Group                        1200 Warrenville Rd

 Web:                               60566-7045
                                                             Tel : 630 979 0910

Mon, 21 Apr 2003 23:32:02 GMT  
 Latest BIST problem with BS BIST


>My simulation which is running in
>I am running the following to start this:
>vsim envjtag_conf &
>ASPEN>> ex setup.jtag
>ASPEN>> ex runbsbist.cmd
>ASPEN>> T1 free 260000

Somebody's doing JTAG boundary-scan device testing in Python?

Way Cool.

Grant Edwards                   grante             Yow!  Thousands of days of
                                  at               civilians... have produced
                                 a... feeling for the
                                                   aesthetic modules --

Tue, 22 Apr 2003 06:33:40 GMT  
 [ 2 post ] 

 Relevant Pages 

1. Info. on BIST

2. logic BIST

3. testing methods, BIST

4. RAM BIST Tests In VHDL (esp March II)

5. logic BIST

6. looking for a BIST model for memories.

7. BIST for embedded RAM


9. Latest 1.6.7 release works, but latest 1.7.2 doesn't

10. ANSI and BS

11. Argentino de Bs.As que quiera armar grupo de estudio VRML

12. MBR, BS, FAT,....


Powered by phpBB® Forum Software