Tgrind macros for VHDL? 
Author Message
 Tgrind macros for VHDL?

Could someone refer me to where I might find macros for tgrind
for VHDL?  Or could someone reccommend another way to output
VHDL in a 'nice' printout?  Thanks!  Email appreciated!

Sterling



Sun, 18 Jan 1998 03:00:00 GMT  
 Tgrind macros for VHDL?
Serveral formators are available.

Check the PAL in the VHDL tools section I think I remember seeing a vgrind
macro for VHDL.

I use a tool that was published here ~ 6 months ago by Thomas Rock of Mentor
Graphics.  He developed a VHDL parser to a postscript pretty-printer the
parser had very easy to understand configurations.

Anyone else?
Tom Tessier,  Ball RTI



Mon, 19 Jan 1998 03:00:00 GMT  
 Tgrind macros for VHDL?

     > Could someone refer me to where I might find macros for tgrind
     > for VHDL?  Or could someone reccommend another way to output
     > VHDL in a 'nice' printout?  Thanks!  Email appreciated!


I use a package called lgrind (which spits out{*filter*}rather than roff)
but the grindefs should be the same..

--------snip--------
vhdl|vhd:\
        :pb=(^\d?(entity|architecture|configuration|procedure|function)\d\p\d|\(|;|\:):\
        :bb=\d(begin|block|body|case|component|configuration\
        |entity|for|if|loop|package|process|while|with)\d:\
        :be=\dend:\
        :cb=--:ce=$:\
        :oc:\
        :kw=abs access after alias all and architecture array assert attribute\
        begin block body buffer bus\
        case component configuration constant\
        disconnect downto\
        else elsif end entity exit\
        file for function\
        generate generic guarded\
        if in inout is\
        label library linkage loop\
        map mod\
        nand new next nor not null\
        of on open or others out\
        package port procedure process\
        range record register rem report return reverse_range\
        select severity signal subtype\
        then to transport type\
        units until use\
        variable\
        wait when while with\
        xor:
--------snip--------

rgds

--
   Duncan McRae                            _T_e_l_e_c_t_r_o_n_i_c_s__|/\  __
   Telectronics Pacing Systems - Sydney R&D          Pacing Systems     \/
   7 Sirius Rd, Lane Cove, NSW 2066, Australia



Mon, 19 Jan 1998 03:00:00 GMT  
 Tgrind macros for VHDL?
: I use a package called lgrind (which spits out{*filter*}rather than roff)
: but the grindefs should be the same..

: --------snip--------
: vhdl|vhd:\
:         :pb=(^\d?(entity|architecture|configuration|procedure|function)\d\p\d|\(|;|\:):\
:         :bb=\d(begin|block|body|case|component|configuration\
:         |entity|for|if|loop|package|process|while|with)\d:\
:         :be=\dend:\
:         :cb=--:ce=$:\
:         :oc:\
:         :kw=abs access after alias all and architecture array assert attribute\
:         begin block body buffer bus\
:         case component configuration constant\
:         disconnect downto\
:         else elsif end entity exit\
:         file for function\
:         generate generic guarded\
:         if in inout is\
:         label library linkage loop\
:         map mod\
:         nand new next nor not null\
:         of on open or others out\
:         package port procedure process\
:         range record register rem report return reverse_range\

One nit.  "reverse_range" is not a keyword.....

:         select severity signal subtype\
:         then to transport type\
:         units until use\
:         variable\
:         wait when while with\
:         xor:
: --------snip--------

Paul

--

Menchini & Associates | voice: 919-990-9506    |  tu sarai tutto tuo."
2 Davis Dr./POB 13036 | pager: 800-306-8494    |        -- Leonardo Da Vinci
RTP, NC  27709-3036   | fax:   919-990-9507    |



Thu, 22 Jan 1998 03:00:00 GMT  
 
 [ 4 post ] 

 Relevant Pages 

1. A macro involving two sub-macros - where the 2nd macro needs results from the first

2. tgrind claification

3. tgrind entry for eiffel

4. fancy printing software text Re: tgrind, etc (typesetting programs)

5. Verilog model of Xilinx macro in VHDL Testbench fails

6. Macro/Function in VHDL testbench ?

7. Verilog model of Xilinx macro in VHDL Testbench fails

8. Need VSI specification for VHDL macros !!!

9. VHDL Macros

10. VHDL macros

11. How to use macro in VHDL?

12. vgrind\tgrind f77 ?

 

 
Powered by phpBB® Forum Software