VHDL and ClearCase 
Author Message
 VHDL and ClearCase

Hi,

Does anybody have some experience with ClearCase
and VHDL ?

Did you use the VHDL configurations as well or
do you rely only on ClearCase for the configuration
management?

How are the derived objects handled ? Does ClearMake
work well with VHDL based objects ?

Regards

--

   ____________          Peter Cnudde
   \          /          Alcatel Telecom
    \ ALCATEL/           Switching Systems Division
     \ BELL /            Microelectronics Design Center
      \    /            
       \  /              F. Wellesplein 1, B-2018 Antwerp
        \/                                        BELGIUM

                         Phone   : +32 3 240 82 18
                         Fax     : +32 3 240 99 47



Sat, 13 Feb 1999 03:00:00 GMT  
 
 [ 1 post ] 

 Relevant Pages 

1. RELEASE ENGINEER/CLEARCASE NEEDED-MASS.

2. Rationale Clearcase & SCC

3. Source Control / Clearcase

4. AdaCAST , APEX Ada and Clearcase

5. Rational increases price of ClearCase

6. Gnat, Ada and ClearCase

7. anyone using Atria ClearCase w/ Ada?

8. ClearCase and Ada -- Config. Management

9. makepy and ClearCase

10. SYSTEM INTEGRATION ENGINEER(IX, JAVA, Automated Integration, Clearcase, JPython)

11. Clearcase Python Module

12. ClearCase vs Python

 

 
Powered by phpBB® Forum Software