Request info about Coverage analysis 
Author Message
 Request info about Coverage analysis


Quote:
> Main goal of my Msc. Thesis is to know what the market is doing about
> Code Coverage for HDL languages and mainly for Verilog.

> In order to reach that aim, I would appreciate a lot any general
> information about Code Coverage which can help me to know better
> this study field.

Palmo, there's a company called "TransEDA" or "VEDA" that created
a Verilog and a separate VHDL code coverage tool.  There's also
an American company that makes a coverage product called "VeriCov"
-- but I can't remember exactly who sells it!  Also, within
Synopsys VHDL, there's a code coverage tool built in.

                           - John Cooley
                             Part Time EDA Consumer Advocate
                             Full Time ASIC, FPGA & EDA Design Consultant

===========================================================================
 Trapped trying to figure out a Synopsys bug?  Want to hear how 4599 other
 users dealt with it ?  Then join the E-Mail Synopsys Users Group (ESNUG)!


     /o o\  /  it's a FEATURE!"                 (508) 429-4357
    (  >  )
     \ - /     - John Cooley, EDA & ASIC Design Consultant in Synopsys,
     _] [_         Verilog, VHDL and numerous Design Methodologies.

     Holliston Poor Farm, P.O. Box 6222, Holliston, MA  01746-6222
   Legal Disclaimer: "As always, anything said here is only opinion."



Sun, 23 May 1999 03:00:00 GMT  
 Request info about Coverage analysis

Fintronic has a Code Coverage tool that works with the finsim line.
The product is called; Fincov: a high performance code coverage tool. Due
to it's tight integration with the simulation kernel, FinCov has a far
smaller overhead and runs much faster than other code coverage tools which
use the PLI interface.


Thanks!


: > Main goal of my Msc. Thesis is to know what the market is doing about
: > Code Coverage for HDL languages and mainly for Verilog.
: >
: > In order to reach that aim, I would appreciate a lot any general
: > information about Code Coverage which can help me to know better
: > this study field.

: Palmo, there's a company called "TransEDA" or "VEDA" that created
: a Verilog and a separate VHDL code coverage tool.  There's also
: an American company that makes a coverage product called "VeriCov"
: -- but I can't remember exactly who sells it!  Also, within
: Synopsys VHDL, there's a code coverage tool built in.

:                            - John Cooley
:                              Part Time EDA Consumer Advocate
:                              Full Time ASIC, FPGA & EDA Design Consultant

: ===========================================================================
:  Trapped trying to figure out a Synopsys bug?  Want to hear how 4599 other
:  users dealt with it ?  Then join the E-Mail Synopsys Users Group (ESNUG)!
:  

:      /o o\  /  it's a FEATURE!"                 (508) 429-4357
:     (  >  )
:      \ - /     - John Cooley, EDA & ASIC Design Consultant in Synopsys,
:      _] [_         Verilog, VHDL and numerous Design Methodologies.

:      Holliston Poor Farm, P.O. Box 6222, Holliston, MA  01746-6222
:    Legal Disclaimer: "As always, anything said here is only opinion."



Sun, 06 Jun 1999 03:00:00 GMT  
 
 [ 2 post ] 

 Relevant Pages 

1. Request info about Coverage analysis

2. Request info about Code Coverage Analysis

3. Coverage analysis tool from Smalltalk Report Oct/95

4. Test coverage analysis for pure functional languages?

5. are there coverage analysis tools?

6. code coverage analysis

7. Looking for a test coverage analysis tool

8. coverage analysis tools

9. For S. A. McConnell - coverage analysis

10. Compaq Visual Fortran Code Coverage Analysis

11. Coverage Analysis

12. free Fortran Coverage Analysis Tool

 

 
Powered by phpBB® Forum Software