Board index » vhdl
All times are UTC
Hello all !
does anybody know a (free?) netlist Translator. In the FAQ i can only find translators for RTL and sometimes behavioural code.
What i'm looking for i just a translator to convert a VHDL netlist into Verilog syntax.
Thanx in advance.
Chris
1. How can i get the spice netlist from the synthesized netlist (vhdl netlist)
2. Netlist Translator VHDL -> Verilog Wanted
3. Netlist Translator VHDL -> Verilog Wanted
4. verilog netlist -> spice netlist
5. Looking for Verilog to SILOS netlist translator
6. vhdl netlist translator
7. Post P&R Verilog/VHDL netlist
8. EDIF netlist file to BLIF netlist file..
9. Post P&R Verilog/VHDL netlist
10. Netlist verification Verilog/VHDL
11. Looking for netlist translators
12. Need EDIF to Spice netlist translator...Help!
VHDL-netlist to Verilog-netlist Translator ?