Board index » verilog
All times are UTC
who can tell me how to write a script of dc_shell to synthesize a gate clock design?
I tried as SOLD told, and failed.
Give a example is ok.
Thanks.
* Sent from AltaVista http://www.*-*-*.com/ Where you can also find related Web Pages, Images, Audios, Videos, News, and Shopping. Smart is Beautiful
1. Simulating synthesized (gate level) designs ?
2. Gated Clock(double rate clock)?
3. Gated Clock(double rate clock)?
4. How many gates can be synthesized?
5. Synthesizing the clock freuency division
6. Fixing hold violations for Gated clock
7. Clock gating..
8. Gated Clock
9. Delta Delays with gated clocks
10. Gated Clock
11. Alternative to a gated clock??
12. clock gating by any other name...
How to synthesize a gate-clock design