How to do IP clock balance with external clock 
Author Message
 How to do IP clock balance with external clock

Hi ,

As you know, IP has it internal clock tree latency.
Also does in the source has latency.
When the two class of delay cant be sum for timing check.
What is the most safe idea to prevent timing violation?

Wed, 03 Aug 2005 10:36:13 GMT  
 [ 1 post ] 

 Relevant Pages 

1. clock scan [clock format [clock seconds]] fails

2. change TOD clock with set and store clock

3. How to Generate 1MHz clock from 44MHz Clock??

4. Problem with clocking logic usign a derived clock

5. Gated Clock(double rate clock)?

6. clocking on rising AND falling edge of a clock

7. rising_edge(clock) vs clock'event

8. Gated Clock(double rate clock)?

9. clocks and clock enables in Xilinx

10. Creating a clock with a clock enable

11. clock skew and clock overloading

12. here is my clock program in tasm - clock.asm (1/1)


Powered by phpBB® Forum Software