Verilog example for Xilinx? 
Author Message
 Verilog example for Xilinx?

I would like a trivial example of a circuit written in Verilog that can
be synthesized with Exemplar and loaded onto a Xilinx part.  I just need
something that shows typical pin instantiations, etc.

I have searched both Exemplar's web site and Xilinx's web site and have
found nothing of the sort.

If anyone can help, that would be most appreciated.

--== Sent via Deja.com http://www.*-*-*.com/
---Share what you know. Learn what you don't.---



Mon, 29 Oct 2001 03:00:00 GMT  
 Verilog example for Xilinx?
Take a look at Synopsys (XSI) Synthesis and Simulation Design
Guide on Xilinx website.
http://www.*-*-*.com/

I am sure there are other documents on xilinx website
with many more verilog examples.

This particular document shows some trivial examples like
inferring components like startup block etc.

Though this document is meant for synopsys, you can use
most example for other vendors also. You need to use
Xilinx tools (M1.x) to see how netlist gets implemented
in FPGA. You can fix pins by using .ucf (user constraints file)
in place and route.

Hope this helps
Rajesh Ba{*filter*}ule

Verilog FAQ : http://www.*-*-*.com/



Quote:
> I would like a trivial example of a circuit written in Verilog that
can
> be synthesized with Exemplar and loaded onto a Xilinx part.  I just
need
> something that shows typical pin instantiations, etc.

> I have searched both Exemplar's web site and Xilinx's web site and
have
> found nothing of the sort.

> If anyone can help, that would be most appreciated.

> --== Sent via Deja.com http://www.*-*-*.com/
> ---Share what you know. Learn what you don't.---

--== Sent via Deja.com http://www.*-*-*.com/
---Share what you know. Learn what you don't.---


Mon, 29 Oct 2001 03:00:00 GMT  
 Verilog example for Xilinx?
If you go to

http://www.xilinx.com/support/techsup/tutorials/index.htm#Exemplar

This tutorial steps you through a typical Xilinx flow plus it
has information on how to do pin-locking through the HDL.

Quote:

> I would like a trivial example of a circuit written in Verilog that can
> be synthesized with Exemplar and loaded onto a Xilinx part.  I just need
> something that shows typical pin instantiations, etc.

> I have searched both Exemplar's web site and Xilinx's web site and have
> found nothing of the sort.

> If anyone can help, that would be most appreciated.

> --== Sent via Deja.com http://www.deja.com/ ==--
> ---Share what you know. Learn what you don't.---

--
Paulo                                      //\\\\
                                           | ~ ~ |
                                          (  O O  )
 __________________________________oOOo______( )_____oOOo_______
|                                             .                 |


| / /    2100 Logic Drive                    (800) 255-7778     |  
| \_\/.\ San Jose, California 95124-3450 USA                    |
|                                                  Oooo         |
|________________________________________oooO______(  )_________|
                                         (  )       ) /
                                          \ (      (_/
                                           \_)


Mon, 29 Oct 2001 03:00:00 GMT  
 
 [ 3 post ] 

 Relevant Pages 

1. Example code for accessing SelectRam in Xilinx Virtex?

2. More xilinx webpack verilog questions: always @(clock) legal?

3. Mixed VHDL and Verilog with Xilinx ISE

4. Xilinx/Altera "behavioral" verilog

5. Choosing a verilog synthesis tool (Altera/Xilinx)

6. Verilog model of Xilinx macro in VHDL Testbench fails

7. Need Verilog model of Xilinx PDA IIR/Biquad filter

8. Xilinx Foundation Series 1.5 Verilog RAMs

9. Xilinx CPLD Verilog PostLayout Sim ...

10. I need PCI2.1 verilog source for Xilinx.

11. Free Xilinx Simulation Interface for Verilog

12. xilinx post verilog simulate problem

 

 
Powered by phpBB® Forum Software