Verilog-XL question (important)! 
Author Message
 Verilog-XL question (important)!


> when I do the same for the top most
> level module ( shown below), it doesnt create a template. I do get the
> following message(one of the many other messages):

> *Error* eval: unbound variable - hnlVerilogBusesDone

> Is this a problem with my code(something to do with the port map?) or
> Verilog XL?

This is a Cadence internal error.  I don't believe anyone other than
those whose created it.  The culprit is in the screwballs call OSS,
HNL, and bus netlisting (aka {*filter*}betlisting in cadence).

This problem has nothing to do with Verilog language or simulation,
your only choice is to call Cadence for help.


Sun, 10 Oct 1999 03:00:00 GMT  
 [ 1 post ] 

 Relevant Pages 

1. Verilog-XL simple question

2. Verilog-XL questions

3. Verilog-XL/NC-Verilog Event Order

4. Retrieving protected Verilog code in Verilog-XL??

5. 1364-95 Verilog vs Verilog-XL

6. Verilog 2.7 (Verilog-XL) Warning message

7. dynamic PLI in Verilog XL

8. Verilog-XL operators

9. mistake in verilog-xl

10. verilog XL & switch RC

11. Combining signals (P1364 vs. Verilog-XL)

12. Read Shell Environment Variables (Strings) into Verilog-XL?


Powered by phpBB® Forum Software