Gate level primitives in IEEE 1364 Verilog standard... 
Author Message
 Gate level primitives in IEEE 1364 Verilog standard...

Hi !

I was told that there are additional gate-level primitives that are
being incorporated into the 1364 standard definition.

Without violating a copyright stuff, would one of the esteemed
members of this group be able to post the 1364 list of
primitives ?

Thanks in advance !

Tom D



Sun, 07 Jul 2002 03:00:00 GMT  
 
 [ 1 post ] 

 Relevant Pages 

1. Verilog 2001 (1364-2001 IEEE Standard) Question

2. Verilog is now IEEE 1364 standard

3. IEEE 1364 Verilog PLI-TSC Request for Enhancements, Errata

4. delay_or_event_control construct in IEEE 1364 Verilog

5. IEEE 1364 and Verilog-A Courses in Feb in Silicon Valley

6. Verilog HDL (IEEE PAR 1364) Working Group Meeting

7. IEEE 1364 Verilog PLI-TSC Request for Enhancements, Errata

8. How to use synthesis tool to get gate level netlist only containing verilog basic gates

9. 1364-95 Verilog vs Verilog-XL

10. $monitor and IEEE Std 1364

11. Q: Coding style in violation of IEEE-1364?

12. IEEE-1364

 

 
Powered by phpBB® Forum Software