US-CA-Senior SAN ASIC Designer - Silicon Valley 
Author Message
 US-CA-Senior SAN ASIC Designer - Silicon Valley

ASIC Design Engineer

 Location: San Jose, California

 Successful candidate will contribute to the development of next generation
 Fibre Channel, gigabit-switch ASIC and system. Responsibilities will
include
 RTL design, verification and timing analysis/closure.

 Qualifications:

 . BSEE or equivalent
 . Minimum 7 years of experience
 . Industry or academic experience in FPGA, ASIC or VLSI chip development
 . Education or experience designing with Verilog or VHDL
 . Awareness of ASIC EDA tools such as Design Compiler, PrimeTime
 . Strong written and verbal communication skills

 Pluses:
 . MSEE
 . Education or experience in networking, high performance workstations or
 servers, and storage interfaces (such as Fibre Channel and SCSI)
 . Experience with physical design tools

 Generous compensation, including sign-on bonus and stock options

 Please send confidential resume to:

 Michael Morell
 Terran Systems

 408-727-9000



Sat, 27 Sep 2003 12:25:26 GMT  
 US-CA-Senior SAN ASIC Designer - Silicon Valley
On Mon, 9 Apr 2001 21:25:26 -0700, "Michael Morell"

Michael;

If you are intereset in using a tele-commute consultant, please visit
our website at www.xtarasic.com

Cheers,

Tony Miller

Quote:
>ASIC Design Engineer

> Location: San Jose, California

> Successful candidate will contribute to the development of next generation
> Fibre Channel, gigabit-switch ASIC and system. Responsibilities will
>include
> RTL design, verification and timing analysis/closure.

> Qualifications:

> . BSEE or equivalent
> . Minimum 7 years of experience
> . Industry or academic experience in FPGA, ASIC or VLSI chip development
> . Education or experience designing with Verilog or VHDL
> . Awareness of ASIC EDA tools such as Design Compiler, PrimeTime
> . Strong written and verbal communication skills

> Pluses:
> . MSEE
> . Education or experience in networking, high performance workstations or
> servers, and storage interfaces (such as Fibre Channel and SCSI)
> . Experience with physical design tools

> Generous compensation, including sign-on bonus and stock options

> Please send confidential resume to:

> Michael Morell
> Terran Systems

> 408-727-9000



Sun, 28 Sep 2003 00:00:06 GMT  
 
 [ 2 post ] 

 Relevant Pages 

1. Video ASIC Designer at Silicon Graphics, Mountain View, CA

2. Senior ASIC Design Engineer, San Jose, CA

3. US-CA-Silicon Valley Long Term High Pay LISP Programming Job Opportunity

4. San-Jose, CA: ASIC designers wanted

5. San-Jose, CA - ASIC Designers wanted

6. San-Jose, CA: ASIC designers wanted

7. San-Jose, CA - ASIC Designers wanted

8. Career Opportunity US-CA-SJ Asic Physical Designer Back-end

9. Silicon Valley - ASIC/EDA

10. Silicon Valley - ASIC/EDA

11. Silicon Valley - ASIC/EDA

12. Silicon Valley - ASIC/EDA

 

 
Powered by phpBB® Forum Software