This week's Coding tip: modeling combinational logic with inertial delays 
Author Message
 This week's Coding tip: modeling combinational logic with inertial delays

Hi:

Check out this week's Coding tip: available at
http://www.*-*-*.com/ . It was contributed by Cliff Cummings
of Sunburst Design.

It presents a correct way of modeling inertial delays for
combinational logic designed in Verilog.

Sashi Obilisetty
DualSoft LLC
--
///////////////////////////////////////////////////////////////
/-------------------------------------------------------------/
/              REUSE-CENTRIC SOLUTIONS FOR EDA                /
/  *** SEE ReviewVer(TM) in ACTION AT DAC'99: BOOTH #2646 *** /
///////////////////////////////////////////////////////////////



Fri, 23 Nov 2001 03:00:00 GMT  
 
 [ 1 post ] 

 Relevant Pages 

1. This week's Coding tip: modeling combinational logic with inertial delays

2. The inertial delay model

3. Combinational logic and gate delays - Help

4. This week's CODING TIP ....

5. This week's HDL Coding Tip

6. Avoiding inertial delay in delay lines

7. Transport Delay and Inertial Delay

8. This week's CODING TIP ....

9. This week's HDL Coding Tip

10. Transport Delay Vs Inertial Delay

11. Transport/Inertial DElay's

12. Bookmark This: Coding Tip of the Week

 

 
Powered by phpBB® Forum Software