Strange behavior when simulating with IO path delay 
Author Message
 Strange behavior when simulating with IO path delay

Simulating this design in Modelsim would include io path delay of
before dataout signal change from "XX" -> "00".

This is strange because the IO path delay would only be included
when there is a valid posedge transition in clk port.
In this case, clk port value is always "Z"/"X" & the IO path delay
should not be included.
Is there any explanation regarding this situation?

module vdff(clk, dataout);
input clk;
output [1:0] dataout;
reg [1:0] dataout_tmp;

(posedge clk => (dataout[0] +: dataout_tmp[0])) = (100, 100);
(posedge clk => (dataout[1] +: dataout_tmp[1])) = (100, 100);

dataout_tmp = 2'b0;

assign dataout = dataout_tmp;

Sat, 24 Dec 2005 13:42:57 GMT  
 [ 1 post ] 

 Relevant Pages 

1. QSCGZ delay problem (was: strange memory-access-delay)

2. how can simulate wire delay use verilog_xl?

3. SCM: behavior of 'delay'

4. rescue clause affecting IO loop behavior

5. Question on stream-io, getting default behavior in overloaded routine

6. trouble with path delays

7. backannotate the path delay for unknown?

8. module path delay annotation ambiguity

9. Specify block path delay statement

10. Path delays.

11. Path Delay Problem

12. path delays and bidirectional switches


Powered by phpBB® Forum Software