slef-checking testbench 
Author Message
 slef-checking testbench

Hi,

In random test, how to make it self-checking? For example, there are
two masters who can initiate random transactions(read, write) to
memory anytime.  How to make sure everything is ok?

thanks

Jennifer,



Tue, 31 May 2005 12:20:43 GMT  
 slef-checking testbench

Quote:

> Hi,

> In random test, how to make it self-checking? For example, there are
> two masters who can initiate random transactions(read, write) to
> memory anytime.  How to make sure everything is ok?

> thanks

> Jennifer,

Typically you will have to emulate the DUTs behavior to
be able to predict the outcome of random tests. Another
option would be just to verify the final memory contents.
Create virtual source memories for the two masters and a
destination memory on the other side of the slave. After
the test has completed you verify the memory contents.
This approach however does not verify proper arbitration
between the two masters and bus functionality.

Hope this helps !

--
rudi
------------------------------------------------
www.asics.ws   - Solutions for your ASIC needs -
NEW ! 3 New Free IP Cores this months (so far :*)
FREE IP Cores  -->   http://www.asics.ws/  <---



Tue, 31 May 2005 19:52:24 GMT  
 
 [ 2 post ] 

 Relevant Pages 

1. Checking the state of a tri-state input signal in a Verilog testbench

2. Testbench Design (using multiple testcases with one testbench)

3. File check in/check out

4. changing the size of the check button on a check button menu entry

5. Verilog testbench

6. Vector File and Testbench File

7. Writing Testbenches: Function Verification of HDL Models

8. Affinity testbench tool

9. ANNOUNCE: X-GUI Testbench GUI Builder

10. 2nd type testbench

11. Use of a Finite State Machine in testbench code

12. testbench help

 

 
Powered by phpBB® Forum Software