Memory leak in VCS 
Author Message
 Memory leak in VCS


Hello folks:

This posting is for the people that use or have used
the Chronologic Verilog compiler VCS.
While we were running a compiled verilog simulation which seemed
to work fine, we noticed that the memory allocated to the simv
process (simv is the default executable name that VCS gives
to the compiled Verilog) was constantly expanding. In the end,
the process died because of a malloc error (no more memory
available). The simulation results are correct, time advances
fine and the same verilog code executes in constant memory
when we use plain old Cadence Verilog. Simulation results
are the same in both cases.

I am trying to isolate as small a test case as possible and
send it to the Viewlogic people. I will also post it here.

Did anybody of you see any similar behavior from VCS at any

I must mention that VCS is in general an excellent product
which has enabled us to run verilog jobs so large that it
was absolutely impossible to run them before because of
memory and speed limitations.


MIT AI Laboratory               TEL: (617) 253-6048 |
545 Tecnology Sq.               FAX: (617) 253-5060 |
Room 612                                            |
Cambridge MA 02139                                  |

Tue, 22 Apr 1997 12:51:58 GMT  
 [ 1 post ] 

 Relevant Pages 

1. memory leak and leak-fixing 'patterns'

2. python startup memory size and memory leak

3. Uninitialized memory errors and memory leaks in Tk

4. memory usage (how to debug a memory leak?)

5. Help on VCS + VirSim (GUI for VCS)

6. Possible Dolphi R4 memory leak using ODBC

7. GETDSAB and memory leaks

8. How to pinpoint memory leaks

9. TopLink errors and memory leaks

10. memory leak in gawk 3.1.0 ?

11. ENFIN Memory Leak

12. Memory Leaks


Powered by phpBB® Forum Software