Verilog and Cascade (Epoch) 
Author Message
 Verilog and Cascade (Epoch)

I am a new user of Cascade Design Automation tools (Epoch, in particular).

I am looking to learn from engineers who have experience using Verilog
input for the Cascade tools (a poor man's Synopsys plus back end place and
tools for silicon compilation).

Can anyone help me?  I am willing to call and discuss some basic questions
I am having.  Email if possible.


David Stringfellow
Delco Electronics Corp./Div. of GM Hughes Corporation
Kokomo, Indiana  46904-9005

Phone: 317-455-4113

Wed, 16 Apr 1997 07:45:07 GMT  
 [ 1 post ] 

 Relevant Pages 

1. Using Synopsys and Cascade's Epoch 3.2

2. Using Synopsys and Cascade's Epoch 3.2

3. Verilog Mode for Emacs/Epoch

4. Verilog ***** Verilog ***** Verilog ***** Verilog

5. print all dates after epoch

6. date time as epoch ?

7. date and time as epoch ?

8. The cost of using SET EPOCH



11. Y2K - set epoch

12. epoch setting


Powered by phpBB® Forum Software