Open source PCI simulation model available 
Author Message
 Open source PCI simulation model available

I have a PCI model for verilog simulators which includes:
    arbiter
    master(s)
    slave(s)
    monitor with GUI

It is designed to interface with PCI designs to exercise them and display
activity and protocol errors.

You can download this for free at http://www.*-*-*.com/

Also included is a tool called ScriptSim which permits rapid development
of simulation models using perl or python.

As open source software, I hope the community will participate by
submitting bug reports, comments, and source code enhancements.

Requirements: Unix/Linux/Solaris system with gcc compiler
              Verilog simulator with PLI interface

Dave Nelson



Fri, 15 Apr 2005 06:39:34 GMT  
 
 [ 1 post ] 

 Relevant Pages 

1. PCI simulation model, available as open source

2. ANNOUNCE: A new logic simulation library with PCI models

3. Free PCI simulation model???

4. PCI simulation models

5. ANNOUNCE: A new logic simulation library with PCI models

6. PCI Simulation Model

7. PCI model available?

8. VHDL simulation model sources

9. Open Source PCI Bridge Soft Core

10. PCI cores and PCI bus HDL models

11. PCI cores and PCI bus HDL models

12. Open VRML models and sources

 

 
Powered by phpBB® Forum Software