switch level modelling 
Author Message
 switch level modelling

how prevalent is the usage of switch level
modelling in verilog for synthesizable dsg ?
does it have any advantages ? if so in what way ?

Sent via Deja.com http://www.*-*-*.com/
Before you buy.



Fri, 21 Feb 2003 01:44:54 GMT  
 
 [ 1 post ] 

 Relevant Pages 

1. what is switch level modelling

2. what is switch level modelling

3. Looking for a switch modelling technique

4. High level behavioral modelling

5. High level modelling in VHDL

6. Level Of Detail Modelling

7. Switch between levels

8. switch level simulation

9. Question: tranif == (2*nmos || 2*pmos) for switch-level simulation

10. Int-level Dos VM switch under Win 9x?

11. Switch-level VHDL

12. Reset the state of one switch when another switch is pressed in a VI

 

 
Powered by phpBB® Forum Software