
Verilog equivalent of VHDL 'for...generate'?
I have some familiarity with requests for Verilog "generate"
capability. If anyone has more info or corrections, please post.
I believe that the latest Verilog Language Reference Manual from OVI
(ver 2.0?) has a specification for a Verilog "generate" statement.
However, I am not aware of any EDA vendor that has implemented this.
Also, if it hasn't been implemented, is sounds like it will be stripped
out of the Verilog version submitted to the IEEE.
I wish this were available. If it were, you could do slick
configurable models of memories, etc. We can't do this now because
Verilog-XL requires primitives to be instantiated for each I/O port to
support delay annotation.
John