1364-95 Verilog vs Verilog-XL 
Author Message
 1364-95 Verilog vs Verilog-XL

In 1364-95, page 14 syntax 3-1, it says that delay_value can be an
unsigned number, a parameter, or a constant mintypmax number. I
interpreted this initially to mean that the delay_value can only be a
constant. But in XL, the same definition includes and identifier. My
simulator accepts a time type variable for a delay value (#time_var
foo = ~ foo;) and it behaves as one would expect (the frequency
changes when time_var changes). Does 1364-95 really mean a constant
delay ? If yes, why did they change it from XL definition? and are
there any simulators which force this? What does 1364-01 say about

FPGA DSP Consulting

Wed, 24 Sep 2003 15:15:00 GMT  
 [ 1 post ] 

 Relevant Pages 

1. IEEE 1364 Verilog PLI-TSC Request for Enhancements, Errata

2. Verilog 2001 (1364-2001 IEEE Standard) Question

3. Gate level primitives in IEEE 1364 Verilog standard...

4. delay_or_event_control construct in IEEE 1364 Verilog

5. IEEE 1364 and Verilog-A Courses in Feb in Silicon Valley

6. Verilog is now IEEE 1364 standard

7. PAR 1364 (Verilog) Working Group Meeting Dec. 17

8. Verilog HDL (IEEE PAR 1364) Working Group Meeting

9. IEEE 1364 Verilog PLI-TSC Request for Enhancements, Errata

10. Verilog-XL/NC-Verilog Event Order

11. Retrieving protected Verilog code in Verilog-XL??

12. Verilog 2.7 (Verilog-XL) Warning message


Powered by phpBB® Forum Software