Verilog 2.7 (Verilog-XL) Warning message 
Author Message
 Verilog 2.7 (Verilog-XL) Warning message

Hi,

  I used $readmemb in my verilog code to read data that has more than
5000 "0" or "1" in one line.
The verilog 2.7 (Verilog-XL) gave the following warning message:

Warning!  Line 1 is too long in "../stm/test100.stm1"
[Verilog-LTLIF]
          "scantest2.v", 32: $readmemb("../stm/test100.stm1", memory1);

Warning!  The contents of memory (memory1) have not been
           altered
[Verilog-TCMHNA]
          "scantest2.v", 32: $readmemb("../stm/test100.stm1", memory1);

  Can someone kindly tell me how to fix it?  Thanks a lot in advance.

-jianlin



Mon, 15 Apr 2002 03:00:00 GMT  
 
 [ 1 post ] 

 Relevant Pages 

1. Verilog-XL warning message definitions please.

2. Verilog-XL/NC-Verilog Event Order

3. Retrieving protected Verilog code in Verilog-XL??

4. 1364-95 Verilog vs Verilog-XL

5. an error message from VERILOG-XL simulation

6. Verilog ***** Verilog ***** Verilog ***** Verilog

7. How to disable the warning messages (Verilog)

8. dynamic PLI in Verilog XL

9. Verilog-XL operators

10. mistake in verilog-xl

11. verilog XL & switch RC

12. Verilog-XL question (important)!

 

 
Powered by phpBB® Forum Software